HierarchyFilesModulesSignalsTasksFunctionsHelp
[Up: mux4a1t uut]
module dec2x4Index (ent,sal);
input [1:0] ent;
output reg [3:0]  sal;
always @ (ent)begin
  sal=0;
  case (ent)
  0: sal[0]=1'b1;
  1: sal[1]=1'b1;
  2: sal[2]=1'b1;
  3: sal[3]=1'b1;
  default: sal=0;
 endcase
    end
endmodule
   
HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Tue Oct 1 11:42:01 2013
From: ../dec2x4.v

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help