HierarchyFilesModulesSignalsTasksFunctionsHelp
[Up: coden_t uut][Up: codengray UUT]
module codenIndex (solicitud,codigo,gs);
parameter ANCHO=4;
input [(1<<ANCHO)-1:0] solicitud;   
output reg [ANCHO-1:0] codigo;
output reg gs;
integer i;    

always@ (solicitud)
begin
  codigo =0;
  gs=1;
 for (i=0;i<=((1<<ANCHO)-1);i=i+1)
   if  (solicitud[i]) begin
	  gs=0;
	  codigo =i;		
  end
 
 
end
endmodule


HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Tue Oct 1 11:42:01 2013
From: ../coden.v

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help