HierarchyFilesModulesSignalsTasksFunctionsHelp
module coden_tIndex();
reg [63:0] a;
wire [5:0] b;
wire gs;

coden #(6) uut (.solicitud(a),.codigo(b),.gs(gs));

initial begin :TB
	integer i;

	a=0;
	#10
	$write("Solicitud %b y código %d y gs es %d\n",a,b,gs);
	for (i=0;i<=63;i=i+1)
	  begin
              a=0;
	      a[i]=1'b1;
              #10
              $write("Solicitud %b y código %d y gs es %d\n",a,b,gs);
          end
end
endmodule

HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Tue Oct 1 11:42:01 2013
From: ../coden_tb.v

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help