HierarchyFilesModulesSignalsTasksFunctionsHelp
module muxn_tbIndex ();

reg [15:0] e;
reg [3:0] c;
wire s;
muxn #(4) uut (.entrada(e),.control(c),.salida(s));

initial begin: TB
        integer i;

	e={1'b1,{5{3'b101}}};
	for (i=0;i<=15;i=i+1)
           begin
             c=i;
             #10
             $write ("Control %d y salida %d \n",c,s);
        end
end
endmodule

HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Tue Oct 1 11:42:01 2013
From: ../muxn_tb.v

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help