HierarchyFilesModulesSignalsTasksFunctionsHelp
module codengray_tbIndex ();

reg [63:0] ent;
wire  [5:0] sal;
wire gs;

codengray #(6) UUT (.ent(ent),
	.sal(sal),.gs(gs));
initial begin: TB
	integer i,j;
	$dumpfile("test.vcd");
$dumpvars(0,codengray_tb);

	ent=0;
	#10
	$write("Solicitud %b y código %d y gs es %d\n",ent,sal,gs);
	for (i=0;i<=63;i=i+1) begin
          ent=0;
	   ent[i]=1'b1;
           #10;
	   $write("Solicitud %b y código %d y gs es %d\n",ent,sal,gs);
           end
  end
endmodule
		

HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Tue Oct 1 11:42:01 2013
From: ../codengray_tb.v

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help