Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
module muxn
(entrada,control,salida); parameter TAM_CONTROL=4; input [TAM_CONTROL-1:0] control; input [(1<<TAM_CONTROL)-1:0] entrada ; output salida; assign salida= entrada[control]; endmodule
Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
This page: | Created: | Tue Oct 1 11:42:01 2013 |
From: | ../muxn.v |
Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis). | Help |