

# Creating a Processor System Lab

## Introduction

This lab introduces a design flow to generate a IP-XACT adapter from a design using Vivado HLS and using the generated IP-XACT adapter in a processor system using IP Integrator in Vivado.

## Objectives

After completing this lab, you will be able to:

- Understand the steps and directives involved in creating an IP-XACT adapter from a synthesized design in Vivado HLS
- Create a processor system using IP Integrator in Vivado
- Integrate the generated IP-XACT adapter into the created processor system

## The Design

The design consists of a FIR filter to filter a 4 KHz tone added to CD quality (48 KHz) music. The characteristic of the filter is as follows:

```
FS=48000 Hz
FPASS1=2000 Hz
FSTOP1=3800 Hz
FSTOP2=4200 Hz
FPASS2=6000 Hz
APASS1=APASS2=1 dB
ASTOP=60 dB
```


This lab requires you to develop a peripheral core of the designed filter that can be instantiated in a processor system. The processor system will acquire a stereo music stream using an on-board CODEC chip and I2C controller, process it through the designed filter (bandstop filter), and output back to the headphone.

## Procedure

This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

This lab comprises 9 primary steps: You will create a new project in Vivado HLS, run simulation, synthesize the design, run RTL/C co-simulation, create a project in Project Navigator, run simulation using ISIM, setup for IP-XACT adapter in Vivado HLS, implement the design in Vivado HLS, create a processor system in Vivado using IP Integrator, create a software application in SDK, and verify the design in hardware.

## General Flow for this Lab



## Create a New Project

## Step 1

### 1-1. Create a new project in Vivado HLS targeting XC7Z020CLG484-1 (ZedBoard) or XC7Z010CLG400-1 (Zybo).

1-1-1. Launch Vivado HLS: Select **Start > All Programs > Xilinx Design Tools > Vivado 2015.4 > Vivado HLS > Vivado HLS 2015.4**

A Getting Started GUI will appear.

1-1-2. In the Getting Started section, click on **Create New Project**. The New Vivado HLS Project wizard opens.

1-1-3. Click **Browse...** button of the **Location** field, browse to **c:\xup\hls\labs\lab4**, and then click **OK**.

1-1-4. For Project Name, type **fir.prj**

1-1-5. Click **Next**.

1-1-6. In the *Add/Remove Files* for the source files, type **fir** as the function name (the provided source file contains the function, to be synthesized, called fir).

1-1-7. Click the **Add Files...** button, select **fir.c** and **fir\_coef.dat** files from the **c:\xup\hls\labs\lab4** folder, and then click **Open**.

1-1-8. Click **Next**.

1-1-9. In the *Add/Remove Files* for the testbench, click the **Add Files...** button, select **fir\_test.c** file from the **c:\xup\hls\labs\lab4** folder and click **Open**.

1-1-10. Click **Next**.

1-1-11. In the *Solution Configuration* page, leave Solution Name field as **solution1** and set the clock period as **10** (for ZedBoard) or **8** (for Zybo). Leave Uncertainty field blank as it will take 1.25 as the default value for ZedBoard and 1 for Zybo.

**1-1-12.** Click on Part's Browse button, and select the following filters, using the *Parts Specify* option, to select **xc7z020clg484-1** (ZedBoard) or **xc7z010clg400-1** (Zybo), and click **OK**:

Family: **Zynq**  
 Sub-Family: **Zynq**  
 Package: **clg484** (ZedBoard) or **clg400** (Zybo)  
 Speed Grade: **-1**

**1-1-13.** Click **Finish**.

You will see the created project in the Explorer view. Expand various sub-folders to see the entries under each sub-folder.

**1-1-14.** Double-click on the **fir.c** under the source folder to open its content in the information pane.

```

1 #include "fir.h"
2
3 void fir (
4     data_t *y,
5     data_t x
6 ) {
7     const coef_t c[N+1]={
8 #include "fir_coef.dat"
9     };
10
11
12     static data_t shift_reg[N];
13     acc_t acc;
14     int i;
15
16     acc=(acc_t)shift_reg[N-1]*(acc_t)c[N];
17     loop: for (i=N-1;i!=0;i--) {
18         acc+=(acc_t)shift_reg[i-1]*(acc_t)c[i];
19         shift_reg[i]=shift_reg[i-1];
20     }
21     acc+=(acc_t)x*(acc_t)c[0];
22     shift_reg[0]=x;
23     *y = acc >> 15;
24 }
```

**Figure 1. The design under consideration**

The FIR filter expects *x* as a sample input and pointer to the computed sample out. Both of them are defined of data type *data\_t*. The coefficients are loaded in array *c* of type *coef\_t* from the file called *fir\_coef.dat* located in the current directory. The sequential algorithm is applied and accumulated value (sample out) is computed in variable *acc* of type *acc\_t*.

**1-1-15.** Double-click on the **fir.h** in the *outline* tab to open its content in the information pane.

```

1 #ifndef _FIR_H_
2 #define _FIR_H_
3 #include "ap_cint.h"
4 #define N 58
5 #define SAMPLES N+10 // just few more samples then number of taps
6 typedef short coef_t;
7 typedef short data_t;
8 typedef int38 acc_t;
9 #endif
10

```

**Figure 2. The header file**

The header file includes ap\_cint.h so user defined data width (of arbitrary precision) can be used. It also defines number of taps (N), number of samples to be generated (in the testbench), and data types coef\_t, data\_t, and acc\_t. The coef\_t and data\_t are short (16 bits). Since the algorithm iterates (multiply and accumulate) over 59 taps, there is a possibility of bit growth of 6 bits and hence acc\_t is defined as int38. Since the acc\_t is bigger than sample and coefficient width, they have to cast before being used (like in lines 16, 18, and 21 of fir.c).


- 1-1-16.** Double-click on the **fir\_test.c** under the testbench folder to open its content in the information pane.

Notice that the testbench opens fir\_impulse.dat in write mode, and sends an impulse (first sample being 0x8000).

## Run C Simulation

## Step 2

### 2-1. Run C simulation to observe the expected output.

- 2-1-1.** Select **Project > Run C Simulation** or click on  from the tools bar buttons, and Click **OK** in the *C Simulation Dialog* window.

The testbench will be compiled using apcc compiler and csim.exe file will be generated. The csim.exe will then be executed and the output will be displayed in the console view.

```

Starting C simulation ...
C:/Xilinx/Vivado_HLS/2015.4/bin/vivado_hls.bat C:/xup/hls/labs/lab4/fir.prj/solution1/csim.tcl
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
        for user 'parimalp' on host 'xsjparimalp31' (Windows NT_amd64 version 6.1) on Mon Dec 21
        in directory 'C:/xup/hls/labs/lab4'
@I [HLS-10] Opening project 'C:/xup/hls/labs/lab4/fir.prj'.
@I [HLS-10] Opening solution 'C:/xup/hls/labs/lab4/fir.prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
        Compiling(apcc) ../../../../fir_test.c in debug mode
@I [HLS-10] Running 'c:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/apcc.exe'
        for user 'parimalp' on host 'xsjparimalp31' (Windows NT_amd64 version 6.1) on Mon Dec 21
        in directory 'C:/xup/hls/labs/lab4/fir.prj/solution1/csim/build'
@I [APCC-3] Tmp directory is apcc_db
@I [APCC-1] APCC is done.
        Compiling(apcc) ../../../../fir.c in debug mode

@I [LIC-101] Checked in feature [VIVADO_HLS]
        Generating csim.exe
0 -32768 378
1 0 73
2 0 -27
3 0 -170
4 0 -298
5 0 -352
6 0 -302
7 0 -168
8 0 -14
9 0 80
10 0 64
11 0 -53
12 0 -186
13 0 -216
14 0 -40
15 0 356
16 0 867
17 0 1283
18 0 1366

```

**Figure 3. Initial part of the generated output in the Console view**

You should see the filter coefficients being computed.

## Synthesize the Design

## Step 3

### 3-1. Synthesize the design with the defaults. View the synthesis results and answer the question listed in the detailed section of this step.

- 3-1-1. Select **Solution > Run C Synthesis > Active Solution** to start the synthesis process.
- 3-1-2. When synthesis is completed, several report files will become accessible and the Synthesis Results will be displayed in the information pane.
- 3-1-3. The Synthesis Report shows the performance and resource estimates as well as estimated latency in the design.

**3-1-4.** Using scroll bar on the right, scroll down into the report and answer the following question.

### Question 1

Estimated clock period: \_\_\_\_\_

Worst case latency: \_\_\_\_\_

Number of DSP48E used: \_\_\_\_\_

Number of BRAMs used: \_\_\_\_\_

Number of FFs used: \_\_\_\_\_

Number of LUTs used: \_\_\_\_\_

**3-1-5.** The report also shows the top-level interface signals generated by the tools.

Interface					
Summary					
RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_clk	in	1	ap_ctrl_hs	fir	return value
ap_rst	in	1	ap_ctrl_hs	fir	return value
ap_start	in	1	ap_ctrl_hs	fir	return value
ap_done	out	1	ap_ctrl_hs	fir	return value
ap_idle	out	1	ap_ctrl_hs	fir	return value
ap_ready	out	1	ap_ctrl_hs	fir	return value
y	out	16	ap_vld	y	pointer
y_ap_vld	out	1	ap_vld	y	pointer
x	in	16	ap_none	x	scalar

**Figure 4. Generated interface signals**

You can see the design expects x input as 16-bit scalar and outputs y via pointer of the 16-bit data. It also has ap\_vld signal to indicate when the result is valid.

**3-2. Add PIPELINE directive to loop and re-synthesize the design. View the synthesis results.**

**3-2-1.** Make sure that the **fir.c** is open in the information view.

**3-2-2.** Select the **Directive** tab, and apply the **PIPELINE** directive to the **loop**.

**3-2-3.** Select **Solution > Run C Synthesis > Active Solution** to start the synthesis process.

**3-2-4.** When synthesis is completed, the Synthesis Results will be displayed in the information pane.

**3-2-5.** Note that the latency has reduced to 63 clock cycles. The DSP48 and BRAM consumption remains same; however, LUT and FF consumptions have slightly increased.

## Run RTL/C CoSimulation

## Step 4

### 4-1. Run the RTL/C Co-simulation, selecting Verilog. Verify that the simulation passes.

- 4-1-1. Select **Solution → Run C/RTL Cosimulation** or click on the  button to open the dialog box so the desired simulations can be run.

A C/RTL Co-simulation Dialog box will open.

- 4-1-2. Select the *Verilog* option and click **OK**.

The Co-simulation will run, generating and compiling several files, and then simulating the design. In the console window you can see the progress. When done the RTL Simulation Report shows that it was successful and the latency reported was 63.

## Setup IP-XACT Adapter

## Step 5

### 5-1. Add INTERFACE directive to create AXI4LiteS adapters so IP-XACT adapter can be generated during the RTL Export step.

- 5-1-1. Make sure that **fir.c** file is open and in focus in the information view.

- 5-1-2. Select the **Directive** tab.

- 5-1-3. Right-click **x**, and click on **Insert Directive....**

- 5-1-4. In the **Vivado HLS Directive Editor** dialog box, select *INTERFACE* using the drop-down button.

- 5-1-5. Click on the button beside *mode (optional)*. Select **s\_axilite**.

- 5-1-6. In the *bundle (optional)* field, enter **fir\_io** and click **OK**.




Figure 5. Selecting the AXI4LiteS adapter and naming bundle

5-1-7. Similarly, apply the **INTERFACE** directive (including bundle) to the **y** output.







Figure 6. Applying bundle to assign y output to AXI4Lite adapter

- 5-1-8. Apply the **INTERFACE** directive to the top-level module **fir** to include **ap\_start**, **ap\_done**, and **ap\_idle** signals as part of bus adapter (the variable name shown will be **return**). Include the bundle information too.



**Figure 7. Applying bundle to assign function control signals to AXI4Lite adapter**

Note that the above steps 5-1-3 through 5-1-8 will create address maps for x, y, ap\_start, ap\_valid, ap\_done, and ap\_idle, which can be accessed via software. Alternately, ap\_start, ap\_valid, ap\_done, ap\_idle signals can be generated as separate ports on the core by not applying RESOURCE directive to the top-level module fir. These ports will then have to be connected in a processor system using available GPIO IP.

## Generate IP-XACT Adapter

## Step 6

**6-1. Re-synthesize the design as directives have been added. Run the RTL Export to generate the IP-XACT adapter.**

**6-1-1.** Since the directives have been added, it is safe to re-synthesize the design. Select **Solution > Run C Synthesis > Active Solution**

Check the Interface summary at the bottom of the Synthesis report to see the interface that has been created.

**6-1-2.** Once the design is synthesized, select **Solution > Export RTL** to open the dialog box so the desired IP can be generated.

An Export RTL Dialog box will open.






Figure 8. Export RTL Dialog

**6-1-3.** Click **OK** to generate the IP-XACT adapter.

**6-1-4.** When the run is completed, expand the **impl** folder in the *Explorer* view and observe various generated directories; ip, verilog and vhd.

**Figure 9. IP-XACT adapter generated**

Expand the ip directory and observe several files and sub-directories. One of the sub-directory of interest is the *drivers* directory which consists of header, c, tcl, mdd, and makefile files. Another file of interest is the zip file, which is the ip repository file that can be imported in an IP Integrator design

**Figure 10. Adapter's drivers directory**

**6-1-5.** Close Vivado HLS by selecting **File > Exit**.

## Create a Vivado Project

## Step 7

- 7-1. Launch Vivado Tcl Shell and run the provided tcl script to create an initial system targeting either the Zedboard (having xc7z020clg484-1 device) or Zybo (having xc7z010clg400-1 device).**


*If you want to create the system from scratch then follow the steps provided in Appendix and then continue from step 7-2 below.*

- 7-1-1.** Open Vivado Tcl Shell by selecting **Start > All Programs > Xilinx Design Tools > Vivado 2015.4 > Vivado 2015.4 Tcl Shell**
- 7-1-2.** In the shell window, change the directory to `c:/xup/hls/labs/lab4` using the `cd` account.
- 7-1-3.** Run the provided script file to create an initial system having zed\_audio\_ctrl and GPIO peripherals by typing the following command:


**source zed\_audio\_project\_create.tcl** for ZedBoard or

**source zybo\_audio\_project\_create.tcl** for Zybo

The script will be run and the initial system, shown below, will be created.



**Figure 11. Block design having zed\_audio\_ctrl and connections made for ZedBoard**



**Figure 11. Block design having zybo\_audio\_ctrl and connections made for Zybo**

## 7-2. Add the HLS IP to the IP Catalog

7-2-1. In the *Flow Navigator* pane, click **Project Settings** under *Project Manager*.

7-2-2. Click the **IP** icon.

7-2-3. Click the **+** button (The *lab4/ip\_repo* directory has already been added). Browse to **c:\xup\hls\labs\lab4\fir.prj\solution1\impl\ip** and click **Select**.

The directory will be scanned and added in the *IP Repositories* window, and one IP entry will be detected.

7-2-4. Click **OK**.





Figure 12. Setting path to IP Repositories

7-2-5. Click **OK** to accept the settings.

## 7-3. Instantiate **fir\_top** core twice, one for each side channel, into the processing system naming the instances as **fir\_left** and **fir\_right**.

7-3-1. Click the Add IP icon  and search for **Fir** in the catalog by typing **Fir** and double-click on the *Fir* entry to add an instance.

**7-3-2.** Click on the **Add IP to Block Design** button if presented.

Notice that the added IP has HLS logo in it indicating that this was created by Vivado HLS.

**7-3-3.** Select the added instance in the diagram, and change its instance name to **fir\_left** by typing it in the *Name* field of the *Block Properties* form in the left.

**7-3-4.** Similarly, add another instance of the HLS IP, and name it **fir\_right**.

**7-3-5.** Click on **Run Connection Automation**, and select **All Automation**

**7-3-6.** Click on **/fir\_left/s\_axi\_fir\_io**, and **/fir\_right/ s\_axi\_fir\_io** and verify that they will both be connected to the *M\_AXI\_GP0*, and click **OK**.

**7-3-7.** Similarly, click on **Run Connection Automation** again, and select **/fir\_right/ s\_axi\_fir\_io** and click **OK**.

**7-4. Enable the PS-PL Interrupt ports > IRQ\_F2P ports. Add an instance of concat IP with two single-bit input ports. Connect input ports to the interrupt ports of the two FIR instances and the output port to the IRQ\_F2P port of the processing\_system7\_0 instance.**

**7-4-1.** Double-click on the *processing\_system7\_0* instance to open the re-customization form.

**7-4-2.** Select the *Interrupt* in the left pane, click on the *Fabric Interrupts* check box in the right.

**7-4-3.** Expand the *Fabric Interrupts > PL-PS Interrupt Ports > IRQ\_F2P* entry in the right, and click the check-box of *IRQ\_F2P[15:0]*.


**7-4-4.** Click **OK**.

**7-4-5.** Add an instance of the *concat* IP.


**7-4-6.** Connect the *interrupt* port of each of the FIR instances to the two input ports of the *xlconcat\_0* instance.

**7-4-7.** Connect the output port of the *xlconcat\_0* instance to the *IRQ\_F2P* port of the *processing\_system7\_0* instance.

At this stage the design should look like shown below (you may have to click the regenerate button).



(a) ZedBoard



(b) Zybo


Figure 13. The complete hardware design



## 7-5. Verify addresses and validate the design. Generate the system\_wrapper file, and add the provided Xilinx Design Constraints (XDC).


7-5-1. Click on the *Address Editor*, and expand the **processing\_system7\_0** > **Data** if necessary.

The generated address map should look like as shown below.



Cell	Slave Interface	Base Name	Offset Address	Range	High Address
processing_system7_0					
Data (32 address bits : 4G)					
axi_gpio_0	S_AXI	Reg	0x4120_0000	64K	0x4120_FFFF
zed_audio_ctrl_0	S_AXI	reg0	0x43C0_0000	64K	0x43C0_FFFF
fir_left	s_axi_fir_io	Reg	0x43C1_0000	64K	0x43C1_FFFF
fir_right	s_axi_fir_io	Reg	0x43C2_0000	64K	0x43C2_FFFF

(a) ZedBoard



Cell	Slave Interface	Base Name	Offset Address	Range	High Address
processing_system7_0					
Data (32 address bits : 0x40000000 [ 1G ])					
axi_gpio_0	S_AXI	Reg	0x4120_0000	64K	0x4120_FFFF
zybo_audio_ctrl_0	S_AXI	reg0	0x6000_0000	64K	0x6000_FFFF
fir_left	s_axi_fir_io	Reg	0x43C0_0000	64K	0x43C0_FFFF
fir_right	s_axi_fir_io	Reg	0x43C1_0000	64K	0x43C1_FFFF

(b) Zybo

Figure 14. Generated address map

7-5-2. Run *Design Validation* (**Tools** > **Validate Design**) and verify there are no errors

7-5-3. In the *sources* view, right-click on the block diagram file, **system.bd**, and select **Create HDL Wrapper** to update the HDL wrapper file. When prompted, click **OK** with the *Let Vivado manage wrapper and auto-update* option.

7-5-4. Click **Add Sources** in the *Flow Navigator* pane, select **Add or Create Constraints**, and click **Next**.

7-5-5. Click the **Add Files** button, browse to the **c:\xup\hls\labs\lab4** folder, select **zed\_audio\_constraints.xdc** or **zybo\_audio\_constraints.xdc**

7-5-6. Click **Finish** to add the file.

7-5-7. Click on the **Generate Bitstream** in the Flow Navigator to run the synthesis, implementation, and bitstream generation processes.

7-5-8. Click **Save** and **Yes** if prompted to start the process.

7-5-9. When the bit generation is completed, a selection box will be displayed with Open Implemented Design option selected. Click **Cancel**.

---

## Export to SDK and create Application Project

## Step 8

---

### 8-1. Export the hardware along with the generated bitstream to SDK.

8-1-1. Select **File > Export > Export Hardware...**

8-1-2. Make sure that **Include Bitstream** option is selected and click **OK**, leaving the target directory set to local project directory.

8-1-3. Select **File > Launch SDK**

8-1-4. Click **OK**.

8-1-5. In **SDK**, select **File > New > Board Support Package**.

8-1-6. Click **Finish** with the default settings (with standalone operating system).

This will open the Software Platform Settings form showing the OS and libraries selections.

8-1-7. Click **OK** to accept the default settings, as we want to create a **standalone\_bsp\_0** software platform project without requiring any additional libraries support.

The library generator will run in the background and will create `xparameters.h` file in the `C:\xup\hls\labs\lab4\audio\audio.sdk\standalone_bsp_0\ps7_cortexa9_0\include\` directory.

8-1-8. Select **File > New > Application Project**.

8-1-9. Enter **TestApp** as the *Project Name*, and for *Board Support Package*, choose **Use Existing** (*standalone\_bsp* should be the only option)

8-1-10. Click **Next**, and select *Empty Application* and click **Finish**

8-1-11. Select **TestApp** in the project view, right-click the *src* folder, and select **Import**.

8-1-12. Expand **General** category and double-click on **File System**.

8-1-13. Browse to `c:\xup\hls\labs\lab4` folder and click **OK**

8-1-14. Select both **zed\_testapp.c** and **zed\_audio.h** for ZedBoard or **zybo\_testapp.c** and **zybo\_audio.h** for Zybo and click **Finish** to add the file to the project.

The program should compile successfully.

## Verify the Design in Hardware

## Step 9

### 9-1. Zybo: Make sure that the JP7 is set to select USB power.

Connect a micro-usb cable between a PC and the JTAG port of the board. Connect an audio patch cable between the Line In jack and the speaker (headphone) out jack of a PC. Connect a headphone to the Line Out jack (ZedBoard) or HPH OUT (Zybo) on the board. Power ON the board.

#### 9-1-1. Zybo only: Make sure that the JP7 is set to select USB power.

#### 9-1-2. Connect a micro-usb cable between a PC and the JTAG port of the board.

#### 9-1-3. Connect an audio patch cable between the Line In jack and the speaker (headphone) out jack of a PC.

#### 9-1-4. Connect a headphone to the Line Out jack on ZedBoard or HPH Out jack on Zybo board. Power ON the board.

#### 9-1-5. Select **Xilinx Tools > Program FPGA**.

#### 9-1-6. Make sure that the **system\_wrapper.bit** bitstream is selected and the **BMM file** field is blank.

#### 9-1-7. Click **Program**.

This will configure the FPGA.

#### 9-1-8. Double-click **corrupted\_music\_4KHz.wav** or some other wave file of interest to play it using the installed media player. Place it in the continuous play mode.

#### 9-1-9. Right-click on the *TestApp* in the Project Explorer pane and select **Run As > Launch On Hardware (GDB)**.

The program will be downloaded and run. If you want to listen to corrupted signal then set the SW0 OFF. To listened the filtered signal set the SW0 ON.

#### 9-1-10. When done, terminate the program by clicking the Terminate (Red square) button in the Console tab of the SDK. power OFF the board, and exit SDK and Vivado using **File > Exit**.

---

## Conclusion

---

In this lab, you added RESOURCE directive to create an IP-XACT adapter. You generated the IP-XACT adapter during the implementation phase. You then created a processor system using IP Integrator, integrated the generated IP-XACT adapter, and tested the system with the provided application.

## Answers

1. Answer the following questions:

Estimated clock period:	<u>6.38 ns</u>
Worst case latency:	<u>175 clock cycles</u>
Number of DSP48E used:	<u>3</u>
Number of BRAMs used:	<u>0</u>
Number of FFs used:	<u>168</u>
Number of LUTs used:	<u>106</u>

---

## Appendix

---

### Create a Project using Vivado GUI

### Step 10

**10-1. Launch Vivado and create an empty project targeting the Zedboard (having xc7z020clg484-1 device) or Zybo (having xc7z010clg400-1 device) and using the Verilog language.**

**10-1-1.** Open Vivado by selecting **Start > All Programs > Xilinx Design Tools > Vivado 2015.4 > Vivado 2015.4**

**10-1-2.** Click **Create New Project** to start the wizard. You will see the *Create a New Vivado Project* dialog box. Click **Next**.

**10-1-3.** Click the Browse button of the *Project Location* field of the **New Project** form, browse to **c:\xup\hls\labs\lab4**, and click **Select**.

**10-1-4.** Enter **audio** in the *Project Name* field. Make sure that the *Create Project Subdirectory* box is checked. Click **Next**.




Figure A-1. Project Name entry

10-1-5. Select **RTL Project** in the *Project Type* form, and click **Next**.

10-1-6. Select **Verilog** as the *Target language* and *Simulator Language* in the *Add Sources* form, and click **Next**.




Figure A-2. Add sources to new project

10-1-7. Click **Next** two times to skip *Adding Existing IP* and *Add Constraints* dialog boxes

10-1-8. In the *Default Part* form, select *Boards*, and either select **Zedboard Zynq Evaluation and Development Kit** or **Zybo**. Click **Next**.

If you don't see Zybo entry and wants to target Zybo board then please read readme\_zybo.docx file and install the zybo board files in the Vivado installation directory.




Figure A-3. Boards and Parts selection

10-1-9. Check the *Project Summary* and click **Finish** to create an empty Vivado project.

## Creating the System Using the IP Integrator

## Step 11

11-1. Use the IP Integrator to create a new Block Design, and generate the ARM Cortex-A9 processor based hardware system.

11-1-1. In the Flow Navigator, click **Create Block Design** under IP Integrator





Figure A-4. Create IP Integrator Block Diagram

11-1-2. Enter **system** for the design name and click **OK**

**11-1-3.** IP from the catalog can be added in different ways. Click on Add IP in the message at the top of the *Diagram* panel, or click the *Add IP icon* in the block diagram side bar, press Ctrl + I, or right-click anywhere in the Diagram workspace and select Add IP.

**11-1-4.** Once the IP Catalog is open, type “zy” into the Search bar, find and double click on **ZYNQ7 Processing System** entry, or click on the entry and hit the Enter key to add it to the design.

The Zynq block will be added.




**Figure A-5. The Zynq IP Block**

**11-1-5.** Notice the message at the top of the Diagram window that Designer Assistance available. Click on **Run Block Automation** and select **/processing\_system7\_0**

**11-1-6.** Click **OK** when prompted to run automation.

Notice that external ports have been automatically added for the DDR and Fixed IO once Block Automation has been complete; some of the other default ports are also added to the block.



**(a) ZedBoard**

**(b) Zybo**

**Figure A-6. Zynq Block with DDR and Fixed IO ports**

**11-1-7.** In the block diagram, double click on the *Zynq* block to open the *Customization* window for the Zynq processing system.


A block diagram of the Zynq should now be open, showing various configurable blocks of the Processing System.



At this stage, the designer can click on various configurable blocks (highlighted in green) and change the system configuration.

**11-2. Configure I/O Peripherals block to use UART 1 and I2C 1 peripherals, disabling other unwanted peripherals. Uncheck Timer 0. Enable FCLK\_CLK1, the PL fabric clock and set its frequency either to 10.000 MHz for the ZedBoard or to 12.288 MHz for the Zybo.**

- 11-2-1.** Select the *MIO Configuration* tab on the left to open the configuration form and expand *I/O Peripheral* in the right pane.
- 11-2-2.** Click on the check box of the *I2C 1* peripheral. Uncheck *USB0*, *SD 0*, *ENET 0*, *GPIO > GPIO MIO* as we don't need them.
- 11-2-3.** Expand the *Application Processing Unit* group in the Select the *MIO Configuration* tab and uncheck the **Timer 0**.
- 11-2-4.** Select the *Clock Configuration* in the left pane, expand the *PL Fabric Clocks* entry in the right, and click the check-box of *FCLK\_CLK1*.
- 11-2-5.** Change the *Requested Frequency* value of *FCLK\_CLK1* to **10.000** MHz for the ZedBoard or **12.288** MHz for the Zybo.



**(a) ZedBoard**

Component	Clock Source	Requested Frequency	Actual Frequency	Range(MHz)
Timers				
System Debug Clocks				
Processor/Memory Clocks				
PL Fabric Clocks				
<input type="checkbox"/> FCLK_CLK3	IO PLL	50	50.000000	0.100000 : 250.000000
<input type="checkbox"/> FCLK_CLK2	IO PLL	50	50.000000	0.100000 : 250.000000
<input checked="" type="checkbox"/> FCLK_CLK1	IO PLL	12.288	12.280702	0.100000 : 250.000000
<input checked="" type="checkbox"/> FCLK_CLK0	IO PLL	100	100.000000	0.100000 : 250.000000

**(b) Zybo**

**Figure A-7. Enabling and setting the frequency of FCLK\_CLK1**

- 11-2-6.** Click **OK**.



Notice that the Zynq block only shows the necessary ports.

### 11-3. Add the provided I2C-based either `zed_audio_ctrl` IP for the ZedBoard or `zybo_audio_ctrl` IP for the Zybo to the IP Catalog

11-3-1. In the *Flow Navigator* pane, click **IP Catalog** under *Project Manager*.

The IP Catalog will open.




Figure A-8. Invoking IP Catalog

11-3-2. Click on the *IP Settings* button in the IP Catalog.




Figure A-9. Invoking IP Settings

11-3-3. Click on the **Add Repository...** button. Browse to `c:\xup\hls\labs\lab4\ip_repo` directory, and click **Select**.

Notice that the `zed_audio_ctrl` and the `zybo_audio_ctrl` entries are displayed in the *IP in Selected Repository* field.





Figure A-10. Adding IP repository for the provided I2C based cores

11-3-4. Click **OK** to accept the settings.

11-4. **ZedBoard:** Instantiate `zed_audio_ctrl` and GPIO with width of 2 bits on channel 1 and width of 1 bit input only on channel 2.

**Zybo:** Instantiate `zybo_audio_ctrl` and GPIO with width of 1 bit output only on channel 1 and width of 1 bit input only on channel 2.

**Run connection automation to connect them.**

11-4-1. Click the Add IP button  if the IP Catalog is not open and search for **AXI GPIO** in the catalog by typing **gpi** and double-click on the AXI GPIO entry to add an instance.

11-4-2. Click on the **Add IP to Block Design** button.

11-4-3. Double-click on the added instance and the **Re-Customize IP** GUI will be displayed.

11-4-4. Change the *Channel 1* width to **2** for the ZedBoard or width of **1 output only** for the Zybo.

11-4-5. Check the *Enable Dual Channel* box, set the width to **1 input only**, and click **OK**.

11-4-6. Similarly add an instance of either the `zed_audio_ctrl` for the ZedBoard or the `zybo_audio_ctrl` for the Zybo.

**11-4-7.** Notice that *Design assistance* is available. Click on **Run Connection Automation**, and select **/axi\_gpio\_0/S\_AXI**

**11-4-8.** Click **OK** to connect it to the M\_AXI\_GP0 interface.

Notice two additional blocks, *Proc Sys Reset*, and *AXI Interconnect* have automatically been added to the design.

**11-4-9.** Similarly, click on **Run Connection Automation**, and select either **/zed\_audio\_ctrl\_0/S\_AXI** for the ZedBoard or the **/zybo\_audio\_ctrl\_0/S\_AXI** for the Zybo and click **OK**.


## 11-5. Make IIC\_1, GPIO, FCLK\_CLK1, and either zed\_audio\_ctrl or zybo\_audio\_ctrl ports external.


**11-5-1.** Select the **GPIO** interface of the *axi\_gpio\_0* instance, right-click on it and select **Make External** to create an external port. This will create the external port named *GPIO* and connect it to the peripheral.

**11-5-2.** Select the **GPIO2** interface of the *axi\_gpio\_0* instance, right-click on it and select **Make External** to create the external port.


**11-5-3.** Similarly, selecting one port at a time either of the *zed\_audio\_ctrl\_0* instance or the *zybo\_audio\_ctrl\_0* instance, make them external.

**11-5-4.** Similarly, make the **IIC\_1** interface and **FCLK\_CLK1** port of the *processing\_system7\_0* instance external.

At this stage the design should look like shown below (you may have to click the regenerate [  ] button).



**Figure A-11. Block design after I2C based zed\_audio\_ctrl core added and connections made for the ZedBoard**



**Figure A-11. Block design after I2C based zybo\_audio\_ctrl core added and connections made for the Zybo**